6,264
edits
Changes
Jump to navigation
Jump to search
→ARM11 Physical memory regions
Line 68:
Line 68:
| Bootrom mirror
| Bootrom mirror
|}
|}
+
+==0x17E10000==
+The 32bit register at 0x17E10000+0x100 only has bit0 set when, on New3DS, [[PTMSYSM:ConfigureNew3DSCPU]] was used with bit1 set for the input value(the L2 cache flag). All other bits in this register are normally all-zero.
=ARM9 Physical memory regions =
=ARM9 Physical memory regions =