1,434
edits
Changes
Jump to navigation
Jump to search
mLine 187:
Line 187: − + − + + +
If the information is present elsewhere, at least give accurate parameter names and provide a link to said information.
|-
|-
| 7
| 7
| The low u16 is width0, while the high u16 is width1 (?)
| The low u16 is control0, while the high u16 is control1 (?)
|}
|}
This commands converts the specified addresses to physical addresses, then writes these addresses and the specified parameters to the [[GPU]] registers at 0x1EF00010 and 0x1EF00020. Doing so fills the specified buffers with the associated 4-byte value. This is used to clear GPU framebuffers.
This command converts the specified addresses to physical addresses, then writes these addresses and the specified parameters to the [[GPU]] registers at 0x1EF00010 and 0x1EF00020. Doing so fills the specified buffers with the associated 4-byte value. This is used to clear GPU framebuffers.
The associated buffer address must not be <= to the main buffer address, thus the associated buffer address must not be zero as well. When the bufX address is zero, processing for the bufX parameters is skipped.
The associated buffer address must not be <= to the main buffer address, thus the associated buffer address must not be zero as well. When the bufX address is zero, processing for the bufX parameters is skipped.
The values of control0 and control1 give information about the type of memory fill. See [[GPU Registers#Memory Fill|here]] for more information about memory fill parameters.
== Trigger Display Transfer ==
== Trigger Display Transfer ==