* For details on the internal registers, written to from GPU command buffers and which control rendering, see [[GPU/Internal Registers]]. | * For details on the internal registers, written to from GPU command buffers and which control rendering, see [[GPU/Internal Registers]]. |