Changes

124 bytes added ,  03:17, 29 September 2015
no edit summary
Line 243: Line 243:  
|-style="border-top: double"
 
|-style="border-top: double"
 
| style="background: red" | No
 
| style="background: red" | No
| [[#PDN_MPCORE_STATUS|PDN_MPCORE_STATUS]]
+
| [[#PDN_MPCORE_CLKCNT|PDN_MPCORE_CLKCNT]]
 
| 0x10141300
 
| 0x10141300
 
| 2
 
| 2
Line 389: Line 389:     
Note that the above PDN_MPCORE_CFG bit is 1 on New3DS, and 0 on Old3DS. Since this SVC is only available with the New3DS ARM11-kernel, the only additional available clock-rate is 804MHz when running on New3DS(with official kernel code).
 
Note that the above PDN_MPCORE_CFG bit is 1 on New3DS, and 0 on Old3DS. Since this SVC is only available with the New3DS ARM11-kernel, the only additional available clock-rate is 804MHz when running on New3DS(with official kernel code).
 +
 +
The following other register value(s) were tested on New3DS, which are not used by the kernel:
 +
* 0x6: entire system hangs.
    
== PDN_MPCORE_CNT ==
 
== PDN_MPCORE_CNT ==