File:Stp PCLK VSYNC HSYNC full.jpg

Revision as of 04:41, 26 April 2020 by LeSpirou (talk | contribs) (A rougly 2.6ms long plot of captured video control signals (CLK, H-, VSYNC) of an O3DS.)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Original file(1,828 × 106 pixels, file size: 80 KB, MIME type: image/jpeg)

SummaryEdit

A rougly 2.6ms long plot of captured video control signals (CLK, H-, VSYNC) of an O3DS.

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current04:41, 26 April 2020Thumbnail for version as of 04:41, 26 April 20201,828 × 106 (80 KB)LeSpirou (talk | contribs)A rougly 2.6ms long plot of captured video control signals (CLK, H-, VSYNC) of an O3DS.

The following page uses this file:

Metadata