🍪

By entering this site you need to consent to the use of cookies and their functional use according to this privacy policy. Cookies help us to provide the functional services of the website. Kindly read the below message of use and consent to the use. The following cookies are stored and shared when accessing this website: - Internal cookies for the MediaWiki site. This is used for user authentication and article modifications. - Third-party cookies from Google providing services for Google AdSense and Google Analytics We will never use data collected outside of the above scope.

Talk:AES Registers

Page Discussion

There are no discussions on this page.

Revision as of 15:41, 27 April 2016 by Duke srg (talk | contribs) (Created page with "Referenced 128-bytes buffer of AES_RDFIFO and AES_CNT Read FIFO count range of 0 to 16 doesn't match with each other. So, what is the actual FIFO length and what is the unit s...")

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Referenced 128-bytes buffer of AES_RDFIFO and AES_CNT Read FIFO count range of 0 to 16 doesn't match with each other. So, what is the actual FIFO length and what is the unit size of Read/Write FIFO count fields? Having a byte-wide FIFO for a block cypher is a bit weird. --Duke srg (talk) 16:40, 27 April 2016 (CEST)

Retrieved from "https://www.3dbrew.org/w/index.php?title=Talk:AES_Registers&oldid=17196"

Please enable JavaScript to pass antispam protection!
Here are the instructions how to enable JavaScript in your web browser http://www.enable-javascript.com.
Antispam by CleanTalk.