Difference between revisions of "CTRCARD Registers"
Jump to navigation
Jump to search
| Line 31: | Line 31: | ||
! DESCRIPTION | ! DESCRIPTION | ||
|- | |- | ||
| − | | 15- | + | | 3-0 |
| + | | ? | ||
| + | |- | ||
| + | | 4 | ||
| + | | CRC status (1=Error, 0=OK)? | ||
| + | |- | ||
| + | | 15-5 | ||
| ? | | ? | ||
|- | |- | ||
Revision as of 22:22, 29 January 2013
Registers
| NAME | PHYSICAL ADDRESS | WIDTH |
|---|---|---|
| REG_CTRCARDCNT | 0x10004000 | 4 |
| REG_CTRCARDSECCNT | 0x10004008 | 4 |
| REG_CTRCARDSECSEED | 0x10004010 | 4 |
| REG_CTRCARDCMD | 0x10004020 | 16 |
| REG_CTRCARDFIFO | 0x10004030 | 4 |
REG_CTRCARDCNT
| BIT | DESCRIPTION |
|---|---|
| 3-0 | ? |
| 4 | CRC status (1=Error, 0=OK)? |
| 15-5 | ? |
| 19-16 | Transfer size (0=0 bytes, 1=4 bytes, 2=0x10 bytes, ...) |
| 23-20 | ? |
| 26-24 | Clock delay (0..5) |
| 27 | Data ready (1=Ready, 0=Busy) |
| 28 | Reset (1=High, 0=Low) |
| 29 | Transfer mode (1=Write, 0=Read) |
| 30 | Interrupt enable (1=Enable, 0=Disable) |
| 31 | Start (1=Busy, 0=Idle) |
Remarks
Once reset is set high, it cannot be changed until controller is reset.
REG_CTRCARDSECCNT
| BIT | DESCRIPTION |
|---|---|
| 2 | Latch key index |
| 9-8 | Key index |
| 15 | Latch seed |
REG_CTRCARDCMD
Specifies the 16-byte command to send. The command is split into 32-bit words, and stored as least significant word first, with each word itself in big-endian format.