Difference between revisions of "GSPGPU:WriteHWRegsWithMask"
Jump to navigation
Jump to search
(Fix reponse section saying "request") |
m (Fix formatting) |
||
Line 11: | Line 11: | ||
{{IPC/Request|Response}} | {{IPC/Request|Response}} | ||
{{IPC/RequestHeader|0x0002|2|0}} | {{IPC/RequestHeader|0x0002|2|0}} | ||
− | |||
{{IPC/RequestEntry|Result code}} | {{IPC/RequestEntry|Result code}} | ||
{{IPC/RequestEnd}} | {{IPC/RequestEnd}} |
Latest revision as of 15:48, 15 December 2024
Request[edit]
Request Word | Description | ||||||||
---|---|---|---|---|---|---|---|---|---|
0 |
| ||||||||
1 | GPU address based at 0x1EB00000, must be word-aligned | ||||||||
2 | Size, must be <=0x80 and word-aligned | ||||||||
3 | Descriptor for static buffer (id 0) | ||||||||
4 | Data pointer | ||||||||
5 | Descriptor for static buffer (id 1) | ||||||||
6 | Mask data pointer |
Response[edit]
Response Word | Description | ||||||||
---|---|---|---|---|---|---|---|---|---|
0 |
| ||||||||
1 | Result code |
Description[edit]
The GPU register offset must be <0x420000. GPU register = (register & ~maskword) | (data & maskword).