GPU/Shader Instruction Set: Difference between revisions

Smea (talk | contribs)
m Registers: clarification
Neobrain (talk | contribs)
Line 449: Line 449:
|}
|}


Not that 5bit SRC registers (SRC2 in format 1 for example) can't access c0-c95 because they don't have enough bits.
Note that 5bit SRC registers (SRC2 in format 1 for example) can't access c0-c95 because they don't have enough bits.