Difference between revisions of "GSPGPU:WriteHWRegs"
Jump to navigation
Jump to search
(Convert to IPC templates) |
|||
| Line 1: | Line 1: | ||
=Request= | =Request= | ||
| − | {| | + | {{IPC/Request|Request}} |
| − | | | + | {{IPC/RequestHeader|0x0001|2|2}} |
| − | + | {{IPC/RequestEntry|[[GPU]] address based at 0x1EB00000, must be word-aligned}} | |
| − | + | {{IPC/RequestEntry|<nowiki>Size, must be <=0x80 and word-aligned</nowiki>}} | |
| − | | | + | {{IPC/TranslateStaticBuffer|Data pointer|0}} |
| − | | | + | {{IPC/RequestEnd}} |
| − | |||
| − | |||
| − | |||
| − | | [[GPU]] address based at 0x1EB00000, must be word-aligned | ||
| − | | | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | | Data pointer | ||
| − | |||
=Response= | =Response= | ||
| − | {| | + | {{IPC/Request|Response}} |
| − | | | + | {{IPC/RequestHeader|0x0001|1|0}} |
| − | + | {{IPC/RequestEntry|Result code}} | |
| − | + | {{IPC/RequestEnd}} | |
| − | | | ||
| − | | 0 | ||
| − | |||
| − | |||
| − | |||
| − | | Result code | ||
| − | |||
=Description= | =Description= | ||
This writes the input data to the specified GPU register address. The GPU register offset must be <0x420000. | This writes the input data to the specified GPU register address. The GPU register offset must be <0x420000. | ||
Latest revision as of 00:18, 18 September 2024
Request[edit]
| Request Word | Description | ||||||||
|---|---|---|---|---|---|---|---|---|---|
| 0 |
| ||||||||
| 1 | GPU address based at 0x1EB00000, must be word-aligned | ||||||||
| 2 | Size, must be <=0x80 and word-aligned | ||||||||
| 3 | Descriptor for static buffer (id 0) | ||||||||
| 4 | Data pointer |
Response[edit]
| Response Word | Description | ||||||||
|---|---|---|---|---|---|---|---|---|---|
| 0 |
| ||||||||
| 1 | Result code |
Description[edit]
This writes the input data to the specified GPU register address. The GPU register offset must be <0x420000.