Difference between revisions of "SHA Registers"
Jump to navigation
Jump to search
m |
|||
| Line 32: | Line 32: | ||
|- | |- | ||
|3 | |3 | ||
| − | | Endianess ( | + | | Endianess (0=little endian, 1=big endian) |
|- | |- | ||
|4 | |4 | ||
| − | | Word order ( | + | | Word order (0=normal word order?, 1=reversed word order?) |
|- | |- | ||
|5 | |5 | ||
| − | | Mode (1=SHA1 | + | | Mode (0=SHA256, 1=SHA1) |
|- | |- | ||
| 16 | | 16 | ||
| Line 52: | Line 52: | ||
== REG_SHA_OUT == | == REG_SHA_OUT == | ||
| − | This reg contains the SHA* hash after the final round | + | This reg contains the SHA* hash after the final round. |
Revision as of 18:27, 7 September 2014
Registers
| NAME | PHYSICAL ADDRESS | WIDTH |
|---|---|---|
| REG_SHA_CNT | 0x1000A000 | 4 |
| REG_SHA_DATASIZE | 0x1000A004 | 4 |
| REG_SHA_OUT | 0x1000A040 | 0x20 |
| REG_SHA_IN | 0x1000A080 | 0x40 |
REG_SHACNT
| Bits | Description |
|---|---|
| 0-1 | 0=Hash ready, 1=Normal, 2=Final Round |
| 3 | Endianess (0=little endian, 1=big endian) |
| 4 | Word order (0=normal word order?, 1=reversed word order?) |
| 5 | Mode (0=SHA256, 1=SHA1) |
| 16 | Enable |
| 17 | 1 when FIFO expects read/write |
REG_SHA_DATASIZE
This reg contains the total size of the data written to REG_SHA_IN.
REG_SHA_OUT
This reg contains the SHA* hash after the final round.