Difference between revisions of "LCD Registers"
Line 110: | Line 110: | ||
| 0x1EF0056C | | 0x1EF0056C | ||
| Sub LCD, second framebuffer | | Sub LCD, second framebuffer | ||
+ | |- | ||
+ | | 0x1EF00594 | ||
+ | | Sub LCD, unused first framebuffer | ||
+ | |- | ||
+ | | 0x1EF00598 | ||
+ | | Sub LCD, unused second framebuffer | ||
|} | |} | ||
Revision as of 08:14, 2 February 2013
Registers
NAME | PHYSICAL ADDRESS | PROCESS VIRTUAL ADDRESS | KERNEL VIRTUAL ADDRESS | WIDTH |
---|---|---|---|---|
REG_LCDCOLORFILLMAIN | 0x10202204 | 0x1ED02204 | 0xFFFD6204 | 4 |
REG_LCDCOLORFILLSUB | 0x10202A04 | 0x1ED02A04 | 0xFFFD6A04 | 4 |
REG_*MAIN registers are used for the top LCD, while SUB is used for the bottom LCD. The registers for the main LCD is located at 0x1EF00400, while the sub LCD registers are located at 0x1EF00500.
REG_LCDCOLORFILL
Bit | Description |
---|---|
7-0 | Red component intensity |
15-8 | Green component intensity |
23-16 | Blue component intensity |
24 | Enable |
31-25 | ? |
When the enable bit is set, the specified solid color is displayed on the LCD instead of the rendered graphics.
0x1EF00X5C
Bit | Description |
---|---|
15-0 | Framebuffer width? |
31-16 | Framebuffer height? |
This register might control the framebuffer dimensions, however writing to this doesn't affect the displayed LCD image.
0x1EF00X78
Bit | Description |
---|---|
0 | LCD framebuffer to display (0=first, 1=second) |
7-1 | ? |
31-8 | Unused |
0x1EF00X90
Bit | Description |
---|---|
3-0 | ? |
7-4 | Controls the framebuffer dimensions and/or color format |
31-7 | ? |
Framebuffers
Address | Description |
---|---|
0x1EF00468 | Main LCD, first framebuffer for 3D left |
0x1EF0046C | Main LCD, second framebuffer for 3D left |
0x1EF00494 | Main LCD, first framebuffer for 3D right |
0x1EF00498 | Main LCD, second framebuffer for 3D right |
0x1EF00568 | Sub LCD, first framebuffer |
0x1EF0056C | Sub LCD, second framebuffer |
0x1EF00594 | Sub LCD, unused first framebuffer |
0x1EF00598 | Sub LCD, unused second framebuffer |
The above framebuffer registers contains the physical address for each framebuffer, normally located in FCRAM in the application's GSP heap.
These LCD framebuffers normally contain the last rendered frames from the GPU. The color format is BGR8. The framebuffers are drawn from left-to-right, instead of top-to-bottom.(Thus the beginning of the framebuffer is drawn starting at the left side of the screen)
Both of the 3D screen left/right framebuffers are displayed regardless of the 3D slider's state, normally when the 3D slider's state is set to "off" the left/right framebuffer addresses are set to the same physical address.