Difference between revisions of "I2S Registers"

From 3dbrew
Jump to navigation Jump to search
(unfuck this page)
 
(One intermediate revision by one other user not shown)
Line 27: Line 27:
 
|-
 
|-
 
| 0-5
 
| 0-5
| DSP volume (doesn't affect csnd)
+
| DSP volume (doesn't affect csnd).
 
|-
 
|-
 
| 6-11
 
| 6-11
| Another volume?
+
| GBA hardware master volume. And DSi too?
 
|-
 
|-
 
| 12
 
| 12
| ?
+
| Unknown purpose. Maybe direction for microphone input?
 
|-
 
|-
| 13-14
+
| 13
| ?
+
| I2S frequency. 0=32.728498046875 kHz, 1=47.605088068181818181818 kHz.
 +
|-
 +
| 14
 +
| First MCLK output. 0=8.3784955 MHz, 1=16.756991 MHz.
 
|-
 
|-
 
| 15
 
| 15
Line 42: Line 45:
 
|}
 
|}
  
This I2S line is used the DSP and microphone.
+
This I2S line is used the DSP, GBA hardware and microphone.
  
 
This is usually set to 0xC800 or 0xC820 when the DSP is active.
 
This is usually set to 0xC800 or 0xC820 when the DSP is active.
Line 52: Line 55:
 
!  Description
 
!  Description
 
|-
 
|-
| 13-14
+
| 0-12
| ?
+
| Unused (0).
 +
|-
 +
| 13
 +
| I2S frequency. 0=32.728498046875 kHz, 1=47.605088068181818181818 kHz.
 +
|-
 +
| 14
 +
| Second MCLK output. Connected to the CODEC chip. 0=8.3784955 MHz, 1=16.756991 MHz.
 
|-
 
|-
 
| 15
 
| 15

Latest revision as of 21:03, 26 September 2024

Registers[edit]

Old3DS Name Address Width Used by
Yes I2S1_CNT 0x10145000 2 Codec sysmodule, AgbBg, TwlBg
Yes I2S2_CNT 0x10145002 2 Codec sysmodule, AgbBg, TwlBg


I2S1_CNT[edit]

Bit Description
0-5 DSP volume (doesn't affect csnd).
6-11 GBA hardware master volume. And DSi too?
12 Unknown purpose. Maybe direction for microphone input?
13 I2S frequency. 0=32.728498046875 kHz, 1=47.605088068181818181818 kHz.
14 First MCLK output. 0=8.3784955 MHz, 1=16.756991 MHz.
15 Enable (0=Disabled, 1=Enabled)

This I2S line is used the DSP, GBA hardware and microphone.

This is usually set to 0xC800 or 0xC820 when the DSP is active.


I2S2_CNT[edit]

Bit Description
0-12 Unused (0).
13 I2S frequency. 0=32.728498046875 kHz, 1=47.605088068181818181818 kHz.
14 Second MCLK output. Connected to the CODEC chip. 0=8.3784955 MHz, 1=16.756991 MHz.
15 Enable (0=Disabled, 1=Enabled)

This I2S line is used by CSND.

Usually set to 0xE000.