GSP Shared Memory: Difference between revisions
Steveice10 (talk | contribs) |
mNo edit summary |
||
| (2 intermediate revisions by 2 users not shown) | |||
| Line 4: | Line 4: | ||
=Interrupt info= | =Interrupt info= | ||
The Interrupt info structure is located at sharedmemvadr + process_gsp_index*0x40. | The Interrupt info structure is located at sharedmemvadr + process_gsp_index*0x40. | ||
{| class="wikitable" border="1" | {| class="wikitable" border="1" | ||
| Line 13: | Line 11: | ||
|- | |- | ||
| 0x0 | | 0x0 | ||
| | | Offset from the count where to save incoming interrupts | ||
|- | |- | ||
| 0x1 | | 0x1 | ||
| | | Count (max 0x20 for PDC, 0x34 for others) | ||
|- | |- | ||
| 0x2 | | 0x2 | ||
| | | Missed other interrupts (set to 1 when 0 and count >= 0x34) | ||
|- | |- | ||
| 0x3 | | 0x3 | ||
| | | Flags (bit0 = skip PDC) | ||
|- | |- | ||
| 0x4-0x7 | | 0x4-0x7 | ||
| | | Missed PDC0 (incremented when flags.bit0 is clear and count >= 0x20) | ||
|- | |- | ||
| 0x8-0xB | | 0x8-0xB | ||
| | | Missed PDC1 (same as above) | ||
|- | |- | ||
| 0xC-0x3F | | 0xC-0x3F | ||
| u8 | | Interrupt list (u8) (0=PSC0, 1=PSC1, 2=PDC0/VBlankTop, 3=PDC1/VBlankBottom, 4=PPF, 5=P3D, 6=DMA) | ||
|} | |} | ||
GSP fills the interrupt list, then triggers the event set with [[GSPGPU:RegisterInterruptRelayQueue|RegisterInterruptRelayQueue]] for the specified process(es). | |||
PDC interrupts are sent to all processes; other interrupts are only sent to the process with GPU rights. | |||
=Framebuffer info= | =Framebuffer info= | ||
| Line 148: | Line 150: | ||
|- | |- | ||
| 3 | | 3 | ||
| | | Update gas additive blend results (0 = don't update, 1 = update) | ||
|- | |- | ||
| 6-4 | | 6-4 | ||
| Line 154: | Line 156: | ||
|- | |- | ||
| 7 | | 7 | ||
| | | Flush buffer (0 = don't flush, 1 = flush) | ||
|} | |} | ||
This command converts the specified address to a physical address, then writes the physical address and size to the [[GPU]] registers at 0x1EF018E0. This buffer contains [[GPU/Internal_Registers|GPU commands]]. | This command converts the specified address to a physical address, then writes the physical address and size to the [[GPU]] registers at 0x1EF018E0. This buffer contains [[GPU/Internal_Registers|GPU commands]]. When flushing is enabled, svcFlushProcessDataCache is used to flush the buffer. | ||
== Trigger Memory Fill == | == Trigger Memory Fill == | ||