242
edits
Changes
Jump to navigation
Jump to search
Line 75:
Line 75: + +
→Map: mentions that internal registers are exposed here
| [[#Transfer_Engine|Transfer Engine]] "DMA"
| [[#Transfer_Engine|Transfer Engine]] "DMA"
|
|
|-
|colspan="5"| 0x1EF01000/0x10401000 - 0x1EF01C00/0x10401C00 maps to [[GPU/Internal_Registers|GPU internal registers]]. These registers are usually not read/written directly here, but are written using the command list interface below (corresponding to the GPUREG_CMDBUF_* internal registers)
|-
|-
| 0x1EF01000
| 0x1EF01000