Difference between revisions of "Virtual address mapping TWLFIRM04"

From 3dbrew
Jump to navigation Jump to search
(Created page with "The same translation table base is used for both ARM11 cores, and for both privileged-mode and user-mode. =ARM11 Privileged Memory= VA 3FFFB000..3FFFC000 -> PA 1FF84000..1FF840...")
 
(Clarify (without template, because there's only one TWL_FIRM described currently))
 
(One intermediate revision by one other user not shown)
Line 1: Line 1:
 +
This page describes the virtual address mapping set up by [[FIRM#TWL_FIRM_and_AGB_FIRM|TWL_FIRM]] 04.
 +
 
The same translation table base is used for both ARM11 cores, and for both privileged-mode and user-mode.
 
The same translation table base is used for both ARM11 cores, and for both privileged-mode and user-mode.
  
Line 24: Line 26:
 
  VA FFFF7000..FFFF8000 -> PA 1FF86000..1FF87000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
 
  VA FFFF7000..FFFF8000 -> PA 1FF86000..1FF87000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
 
  VA FFFF9000..FFFFA000 -> PA 1FF85000..1FF86000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
 
  VA FFFF9000..FFFFA000 -> PA 1FF85000..1FF86000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
 
=ARM11 Userland Memory=
 

Latest revision as of 23:19, 28 December 2014

This page describes the virtual address mapping set up by TWL_FIRM 04.

The same translation table base is used for both ARM11 cores, and for both privileged-mode and user-mode.

ARM11 Privileged Memory[edit]

VA 3FFFB000..3FFFC000 -> PA 1FF84000..1FF84000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
VA E8000000..E8600000 -> PA 18000000..18600000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
VA EFF00000..F0000000 -> PA 1FF00000..20000000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
VA F0000000..F8000000 -> PA 20000000..28000000 [SYS:RW USR:-- XN TYP:NORMAL PRIVAT OUTER NOCACHE, INNER CACHED WB WA]
VA FFF00000..FFF02000 -> PA 1FF94000..1FF96000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
VA FFF40000..FFF54000 -> PA 1FF96000..1FFAA000 [SYS:RO USR:-- X  TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
VA FFFD5000..FFFD6000 -> PA 10144000..10145000 [SYS:RW USR:-- XN TYP:DEVICE SHARED ]
VA FFFD7000..FFFD8000 -> PA 10400000..10401000 [SYS:RW USR:-- XN TYP:DEVICE SHARED ]
VA FFFD9000..FFFDA000 -> PA 10141000..10142000 [SYS:RW USR:-- XN TYP:DEVICE SHARED ]
VA FFFDB000..FFFDC000 -> PA 10163000..10164000 [SYS:RW USR:-- XN TYP:DEVICE SHARED ]
VA FFFDD000..FFFDE000 -> PA 10146000..10147000 [SYS:RW USR:-- XN TYP:DEVICE SHARED ]
VA FFFDF000..FFFE0000 -> PA 10202000..10203000 [SYS:RW USR:-- XN TYP:DEVICE SHARED ]
VA FFFE1000..FFFE2000 -> PA 10140000..10141000 [SYS:RW USR:-- XN TYP:DEVICE SHARED ]
VA FFFE3000..FFFE4000 -> PA 10200000..10201000 [SYS:RW USR:-- XN TYP:DEVICE SHARED ]
VA FFFE5000..FFFE9000 -> PA 1FF80000..1FF84000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
VA FFFEA000..FFFEB000 -> PA 1FF86000..1FF87000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
VA FFFEC000..FFFED000 -> PA 1FF85000..1FF86000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
VA FFFEE000..FFFF0000 -> PA 17E00000..17E02000 [SYS:RW USR:-- XN TYP:DEVICE SHARED ]
VA FFFF0000..FFFF1000 -> PA 1FFAA000..1FFAA000 [SYS:RO USR:-- X  TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
VA FFFF2000..FFFF6000 -> PA 1FF80000..1FF84000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
VA FFFF7000..FFFF8000 -> PA 1FF86000..1FF87000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]
VA FFFF9000..FFFFA000 -> PA 1FF85000..1FF86000 [SYS:RW USR:-- XN TYP:NORMAL SHARED OUTER NOCACHE, INNER CACHED WB WA]