Difference between revisions of "IO Registers"

From 3dbrew
Jump to navigation Jump to search
(17 intermediate revisions by 3 users not shown)
Line 3: Line 3:
 
{| class="wikitable" border="1"
 
{| class="wikitable" border="1"
 
!  Category
 
!  Category
−
! Address start
+
! Physical address start
−
! Virtual address
+
! ARM11 process virtual address
−
! Kernel address
+
! ARM11 kernel virtual address
 +
! Comments
 
|-
 
|-
 
| [[CONFIG]]
 
| [[CONFIG]]
 
| 0x10000000
 
| 0x10000000
 +
|
 
|
 
|
 
|
 
|
Line 14: Line 16:
 
| [[IRQ]]
 
| [[IRQ]]
 
| 0x10001000
 
| 0x10001000
 +
|
 
|
 
|
 
|
 
|
Line 19: Line 22:
 
| [[NDMA]]
 
| [[NDMA]]
 
| 0x10002000
 
| 0x10002000
 +
|
 
|
 
|
 
|
 
|
Line 24: Line 28:
 
| [[TIMER]]
 
| [[TIMER]]
 
| 0x10003000
 
| 0x10003000
 +
|
 
|
 
|
 
|
 
|
Line 29: Line 34:
 
| [[CTRCARD]]
 
| [[CTRCARD]]
 
| 0x10004000 / 0x10005000
 
| 0x10004000 / 0x10005000
 +
|
 
|
 
|
 
|
 
|
Line 36: Line 42:
 
|
 
|
 
|
 
|
 +
| 0x10007000 is apparently not used on retail
 
|-
 
|-
 
| [[PXI]]
 
| [[PXI]]
 
| 0x10008000
 
| 0x10008000
−
|
+
|
−
|
+
|  
 +
|  
 
|-
 
|-
 
| [[AES]]
 
| [[AES]]
 
| 0x10009000
 
| 0x10009000
 +
|
 
|
 
|
 
|
 
|
Line 49: Line 58:
 
| [[SHA]]
 
| [[SHA]]
 
| 0x1000A000
 
| 0x1000A000
 +
|
 
|
 
|
 
|
 
|
Line 54: Line 64:
 
| [[RSA]]
 
| [[RSA]]
 
| 0x1000B000
 
| 0x1000B000
 +
|
 
|
 
|
 
|
 
|
Line 61: Line 72:
 
|
 
|
 
|
 
|
 +
| CoreLink™ DMA-330 [http://infocenter.arm.com/help/topic/com.arm.doc.ddi0424d/index.html Info]
 
|-
 
|-
 
| [[SPICARD]]
 
| [[SPICARD]]
 
| 0x1000D800
 
| 0x1000D800
 +
|
 
|
 
|
 
|
 
|
Line 71: Line 84:
 
|
 
|
 
|
 
|
 +
|
 +
|-
 +
| ?
 +
| 0x10018000
 +
|
 +
|
 +
|
 +
|-
 +
| [[HASH]]
 +
| 0x10101000
 +
| 0x1EC01000
 +
|
 +
|
 +
|-
 +
| [[CSND]]
 +
| 0x10103000
 +
| 0x1EC03000
 +
|
 +
|
 +
|-
 +
| [[DSP]]
 +
| 0x10140000
 +
| 0x1EC40000
 +
|
 +
|
 
|-
 
|-
 
| [[PDN]]
 
| [[PDN]]
 
| 0x10141000
 
| 0x10141000
 
| 0x1EC41000
 
| 0x1EC41000
 +
|
 
|  
 
|  
 
|-
 
|-
Line 80: Line 119:
 
| 0x10141000
 
| 0x10141000
 
| 0x1EC41000
 
| 0x1EC41000
 +
|
 
|  
 
|  
 
|-
 
|-
Line 86: Line 126:
 
| 0x1EC42000
 
| 0x1EC42000
 
|  
 
|  
 +
|
 +
|-
 +
| [[SPI]]
 +
| 0x10143000
 +
| 0x1EC43000
 +
|
 +
| Only used under TWL_FIRM?
 
|-
 
|-
 
| [[I2C]]
 
| [[I2C]]
 
| 0x10144000
 
| 0x10144000
 
| 0x1EC44000
 
| 0x1EC44000
 +
|
 +
|
 +
|-
 +
| [[CODEC]]
 +
| 0x10145000
 +
| 0x1EC45000
 +
|
 
|  
 
|  
 
|-
 
|-
Line 95: Line 149:
 
| 0x10146000
 
| 0x10146000
 
| 0x1EC46000
 
| 0x1EC46000
 +
|
 
|  
 
|  
 
|-
 
|-
Line 100: Line 155:
 
| 0x10146000
 
| 0x10146000
 
| 0x1EC46000
 
| 0x1EC46000
 +
|
 
|
 
|
 
|-  
 
|-  
Line 106: Line 162:
 
| 0x1EC46000
 
| 0x1EC46000
 
|
 
|
 +
|
 +
|-
 +
| [[GPIO]]
 +
| 0x10147000
 +
| 0x1EC47000
 +
|
 +
|
 
|-  
 
|-  
 
| [[I2C]]
 
| [[I2C]]
 
| 0x10148000
 
| 0x10148000
 
| 0x1EC48000
 
| 0x1EC48000
 +
|
 
|  
 
|  
 
|-
 
|-
Line 115: Line 179:
 
| 0x10160000
 
| 0x10160000
 
| 0x1EC60000
 
| 0x1EC60000
 +
|
 
|  
 
|  
 
|-
 
|-
Line 120: Line 185:
 
| 0x10161000
 
| 0x10161000
 
| 0x1EC61000
 
| 0x1EC61000
 +
|
 
|  
 
|  
 
|-
 
|-
Line 125: Line 191:
 
| 0x10162000
 
| 0x10162000
 
| 0x1EC62000
 
| 0x1EC62000
 +
|
 +
|
 +
|-
 +
| [[PXI]]
 +
| 0x10163000
 +
| 0x1EC63000
 +
| 0xFFFD2000
 
|  
 
|  
 
|-
 
|-
Line 131: Line 204:
 
|
 
|
 
|
 
|
−
|-  
+
|-
 +
| [[CDMA]]
 +
| 0x10200000
 +
|
 +
| 0xFFFDA000
 +
| CoreLink™ DMA-330? [http://infocenter.arm.com/help/topic/com.arm.doc.ddi0424d/index.html Info]
 +
|-
 +
| [[DSP]]
 +
| 0x10203000
 +
| 0x1ED03000
 +
|
 +
|
 +
|-
 +
| [[HASH]]
 +
| 0x10301000
 +
| 0x1EE01000
 +
|
 +
|
 +
|-
 +
| [[LCD]]
 +
| 0x10400000
 +
| 0x1EF00000
 +
| 0xFFFCE000
 +
|
 
|}
 
|}
  
−
 
+
IO registers starting at physical address 0x10200000 are not accessible from the ARM9(which includes all LCD/GPU registers).
  
 
=Summary=
 
=Summary=

Revision as of 23:13, 25 April 2014

Overview

Category Physical address start ARM11 process virtual address ARM11 kernel virtual address Comments
CONFIG 0x10000000
IRQ 0x10001000
NDMA 0x10002000
TIMER 0x10003000
CTRCARD 0x10004000 / 0x10005000
SDMC / NAND 0x10006000 / 0x10007000 0x10007000 is apparently not used on retail
PXI 0x10008000
AES 0x10009000
SHA 0x1000A000
RSA 0x1000B000
XDMA 0x1000C000 CoreLink™ DMA-330 Info
SPICARD 0x1000D800
CONFIG 0x10010000
? 0x10018000
HASH 0x10101000 0x1EC01000
CSND 0x10103000 0x1EC03000
DSP 0x10140000 0x1EC40000
PDN 0x10141000 0x1EC41000
CODEC 0x10141000 0x1EC41000
SPI 0x10142000 0x1EC42000
SPI 0x10143000 0x1EC43000 Only used under TWL_FIRM?
I2C 0x10144000 0x1EC44000
CODEC 0x10145000 0x1EC45000
HID 0x10146000 0x1EC46000
PAD 0x10146000 0x1EC46000
PTM 0x10146000 0x1EC46000
GPIO 0x10147000 0x1EC47000
I2C 0x10148000 0x1EC48000
SPI 0x10160000 0x1EC60000
I2C 0x10161000 0x1EC61000
MIC 0x10162000 0x1EC62000
PXI 0x10163000 0x1EC63000 0xFFFD2000
NTRCARD 0x10164000
CDMA 0x10200000 0xFFFDA000 CoreLink™ DMA-330? Info
DSP 0x10203000 0x1ED03000
HASH 0x10301000 0x1EE01000
LCD 0x10400000 0x1EF00000 0xFFFCE000

IO registers starting at physical address 0x10200000 are not accessible from the ARM9(which includes all LCD/GPU registers).

Summary

Retrieved from "https://www.3dbrew.org/w/index.php?title=IO_Registers&oldid=8963"